UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	OCKET NO. CONFIRMATION NO.	
10/050,165	01/18/2002	Katsuhiko Fukasaku	NE253-US 7604		
75	90 10/09/2003		EXAMINER .		
McGinn & Gibb, PLLC			IM, JUNGHWA M		
8321 Old Courtl Vienna, VA 2	house Road, Suite 200 2182-3817	O ART UNIT PAPER NUMBER			
, , , , , , , , , , , , , , , , , , ,			2811		
	DATE MAILED:			3	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Applicati	n No.	Applicant(s)	- MI			
	10/050,169		FUKASAKU, KATSUHIKO				
* Office Action Summary	Examiner		Art Unit				
• • • • • • • • • • • • • • • • • • •	Junghwa M	l Im	2811				
Th MAILING DATE of this communication ap				••			
Period for Reply	•		•				
A SHORTENED STATUTORY PERIOD FOR REPL THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.  - after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a rep  - If NO period for reply is specified above, the maximum statutory period  - Failure to reply within the set or extended period for reply will, by statut  - Any reply received by the Office later than three months after the mailin  - earned patent term adjustment. See 37 CFR 1.704(b).  Status	136(a). In no ever bly within the statut will apply and will e, cause the appli	nt, however, may a reply be tin ory minimum of thirty (30) day expire SIX (6) MONTHS from cation to become ABANDONE	mely filed  ys will be considered timely.  n the mailing date of this communication ED (35 U.S.C. § 133).	ation.			
1) Responsive to communication(s) filed on 10	July 2003 .						
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ TI	his action is i	non-final.					
3) Since this application is in condition for allow				its is			
closed in accordance with the practice under <b>Disposition of Claims</b>	Ex parte Qu	layle, 1955 C.D. 11,	455 O.G. 215.				
4) Claim(s) 1-3 and 7-23 is/are pending in the a	pplication.						
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-3 and 7-23</u> is/are rejected.							
7) Claim(s) is/are objected to.							
8) Claim(s) are subject to restriction and/o	or election re	quirement.					
Application Papers							
9) The specification is objected to by the Examine		skis dada bytho Eve	minor				
10) The drawing(s) filed on is/are: a) acce							
Applicant may not request that any objection to the state of the proposed drawing correction filed on							
If approved, corrected drawings are required in re			ovod by the Examiner.				
12) The oath or declaration is objected to by the Examiner.							
Priority under 35 U.S.C. §§ 119 and 120							
13)⊠ Acknowledgment is made of a claim for foreig	an priority un	der 35 U.S.C. § 119(	a)-(d) or (f).				
a)⊠ All b)□ Some * c)□ None of:	, , ,	• .	, , , , ,				
1. Certified copies of the priority documen	nts have beer	n received.					
·							
3. Copies of the certified copies of the pricapplication from the International B	ureau (PCT l	Rule 17.2(a)).					
* See the attached detailed Office action for a lis		-		cation)			
14) Acknowledgment is made of a claim for domes				Janon).			
<ul> <li>a)  The translation of the foreign language pr</li> <li>15) Acknowledgment is made of a claim for domes</li> </ul>							
Attachment(s)							
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	<b>Z</b> .		ry (PTO-413) Paper No(s) Patent Application (PTO-152)	·			

Art Unit: 2811

## DETAILED ACTION

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-3, 7-12, 19, 22 and 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamane et al. (US 6020229), hereafter Yamane in view of Chien et al. (US 6432768).

Regarding claims 1-3 and 7-12, Fig. 10 of Yamane shows a semiconductor device comprising:

a plurality of transistors on formed on a substrate (201) comprising 1/O-purpose MOSFET (col. 8, lines 38-40) with a thicker gate insulator film (30nm) and a thicker gate electrode (200nm) than a core-purpose MOSFET (LV transistor; col.9, line 5) which has a thickness of 10nm for a gate insulator film and 100nm for a gate electrode; and the said gate electrode includes an impurity to suppress depletion when forming a source region and a drain region (col. 5, lines 46-59; col. 6, lines 58-60; col.8, lines 42-44).

Yamane fails to show a device having a Ldd formation with a depth corresponding the thickness of the gate and the gate insulator film. Fig. 1F of Chien shows Ldd regions (132, 116) for gates corresponding to the thickness of the gate and the gate insulator film. It would have been obvious to one of ordinary skill to use the teaching of Chien to the device of Yamane in

Art Unit: 2811

order to have Ldd regions since a Ldd structure performs functions of increasing the breakdown voltage, migrating of the hot carriers and inhibiting short channel effect.

Fig. 1F of Chien shows that a thicker gate(116) with a deeper Ldd region(116) and a thinner gate(124) with a shallow Ldd region(134). It would be obvious that a deeper Ldd region is formed with a thicker gate since the Ldd region of Chien is formed using the gate as a mask (col. 2, line 51- col. 3, line 20).

Regarding claim 19, Fig. 1F of Chen shows a device comprising a plurality of sidewalls and a thicker gate having a higher sidewalls.

Regarding claims 22 and 23, Fig. 10 of Yamane shows a semiconductor device comprising:

a plurality of transistors on formed on a substrate (201) comprising 1/O-purpose MOSFET (col. 8, lines 38-40) with a thicker gate insulator film (30nm) and a thicker gate electrode (200nm) than a core-purpose MOSFET (LV transistor; col.9, line 5) which has a thickness of 10nm for a gate insulator film and 100nm for a gate electrode; and the said gate electrode includes an impurity to suppress depletion when forming a source region and a drain region (col. 5, lines 46-59; col. 6, lines 58-60; col.8, lines 42-44).

Yamane fails to show a device having a Ldd formation with a depth corresponding the thickness of the gate and the gate insulator film. Fig. 1F of Chien shows Ldd regions (132, 116) for gates corresponding to the thickness of the gate and the gate insulator film. It would have been obvious to one of ordinary skill to use the teaching of Chien to the device of Yamane in order to have Ldd regions since a Ldd structure performs functions of increasing the breakdown voltage, migrating of the hot carriers and inhibiting short channel effect.

Art Unit: 2811

Fig. 1F of Chien shows that a thicker gate(116) with a deeper Ldd region(116) and a thinner gate(124) with a shallow Ldd region(134). It would be obvious that a deeper Ldd region is formed with a thicker gate since the Ldd region of Chien is formed using the gate and the sidewall as a mask (col. 2, line 51- col. 3, line 20). And it would have been obvious to one of ordinary skill to incorporate the teaching of Chien to the device of Yamane to use the gate and the sidewall as a mask to form a Ldd region for self-aligning advantage.

Claims 13-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamane and Chien as applied to claim 1 above, and further in view of Tsao et al. (US 6143594), hereafter Tsao.

Regarding claims 13 and 14, the combined teaching of Yamane and Tsao shows substantially the entire claimed structure except the device polarity and the supply voltages.

Fig. 1F of Tsao shows a core NMOS and a high voltage NMOS(an I/O purpose NMOS). It would be obvious to use NMOS for the device of Yamane and Chien since an NMOS is most commonly used for a semiconductor device.

The teachings of Yamane and Chien do not show the supply voltage for the core and I/O devices. Tsao shows the operating voltages for core device and the high voltage device. It would have been obvious to one of ordinary skill to use the teaching of Tsao to the device of Yamane and Chien in order to obtain proper operating voltages for electrical function of the device.

In addition, it would have been obvious to one of ordinary skill in the art at the time of the invention to have an intended supply voltage as recited in pending claim, since it has been

Art Unit: 2811

held that discovering an optimum value of a result effective variable involves only routine skill in the art. *In re Boesch*, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

Regarding claims 15, 17 and 20, Fig. 1F of Tsao shows a P-well formation (102) in a core NMOS region and a high voltage NMOS region along with Ldd regions. It is well known in the art that phosphorous and arsenic are is the most commonly used material for N-type impurity. Also see a respective portion of Mori et al. (US 6376879) for impurity material.

Note that "implant" is a is a process designation and would thus not carry patentable weight in his claim drawn to a product. See *In re Thorp*, 227 USPQ 964 (Fed. Cir. 1985).

Regarding claims 16, 18 and 21, Tsao discloses a density at energy level for HV transistor and LV transistor. In addition it would have been obvious to one of ordinary skill in the art at the time of the invention made to have an intended value for a density for phosphorous and arsenic in a HV and a LV regions as claimed, since it has been that where the general conditions of a claim are disclosed in the prior art, discovering the optimum or workable ranges involves only in routine skill in the art. *In re Boesch*, 617 F.2d 272, 205 USPQ 215 (CCPA 1980).

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Junghwa M. Im whose telephone number is (703) 305-3998. The examiner can normally be reached on MON.-FRI. 8:30AM-5:00PM.

Page 6

Application/Control Number: 10/050,165

Art Unit: 2811

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Tom Thomas can be reached on (703) 308-2772. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7724 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

jmi September 29, 2003

Sara Crane
Primary Examiner